n Please type a plus sign (+) inside this box → +

e a plus sign (+) inside this box  $\rightarrow$  L±1

Approved for use through 10/31/2002. OMB 0651-0032

Patent and Trademark Office, U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number

	Attorney Do	ocket No	AMKOR-017A	2 2	
UTILITY DATENT ADDITION	First Invent	or	Jong Sik Paek	439	
PATENT APPLICATION TRANSMITTAL	Title	SEMICONDUCT	OR PACKAGE WITH STACKED DIES		
(Only for new nonprovisional applications under 37 CFR 1 52(b))	Express Ma	ail Label No	EV 015373454 US	ر 1	

APPLICATION I See MPEP chapter 600 concerning u			Assistant Commissioner for Patents Box Patent Application Washington, DC 20231			
(preferred arrangement set forth be -Descriptive title of the my -Cross Reference to RelaStatement Regarding Fe -Reference to sequence I a computer program listing -Background of the Invention -Brief Summary of the Invention -Brief Description of the Draw -Detailed Description -Claim(s) -Abstract of the DisclosureComputer  Description of the DisclosureComputer - Abstract of the DisclosureComputer - Abstract of the DisclosureComputer - Abstract of the DisclosureComputer - Copy from a prior applicating the program of the DisclosureComputer - Description of the Inventor	otal Pages16]  plow)  ventron  ted Applications d sponsored R & isting, a table, or ng appendix  ion  vings (if filed)37 CFR 3 73(b)  pulse of IDS Citations  otal Sheets4]  otal Pages2]  or copy)  on (37 CFR 1 63(d))  with Box 17 completed)  VENTOR(S)  attached deleting inventor(s)  application, see 37 CFR  (b)	Computer Program  Nucleotide and/or A See 37 CFR 1 27 (if a Computer I b Specifica  Computer I comp	Amino Acid Sequence Submission applicable, all necessary)  Readable Form (CRF)  tion Sequence Listing on:  D-ROM or CD-R (2 copies), or apper  ts verifying identity of above copies er program listing appendix  //ING APPLICATION PARTS  rs (cover sheet & document(s))  tatement Power of Attorney  on Document (if applicable)  psure Statement (IDS)/PTO-1449  Copies of IDS Citations			
17. If a CONTINUING APPLICATION, check appropriate box, and supply the requisite information below and in a preliminary amendment, or in an Application Data Sheet under 37 CFR 1 76:  Continuation  Prior application information  Examiner  For CONTINUATION OR DIVISIONAL APPS only  The entire disclosure of the prior application, from which an oath or declaration is supplied under 80x 5b, is considered a part of the disclosure of the accompanying continuation or divisional application and is hereby incorporated by reference  The incorporation can only be relied upon when a portion has been inadvertently omitted from the submitted application parts  18. CORRESPONDENCE ADDRESS						
xCustomer Number or Ba	r Code Label 007663 or	Customer address	below			
Name						
Address						
City		State	Zıp Code			
Country						
Name (Dest/Green)	B. Carred	Registration No	(Attorney/Agent) 34,823			
1/	B Garried	Registration No				
Signature 2	<u> </u>	<del></del>	Date 11102			

#### PTO/SB/17 (09-00) Approved for use through 10/31/2002 OMB 0651-0032 U.S. Patent and Trademark Office, U.S. DEPARTMENT OF COMMERCE Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number FEE TRANSMITTAI **FEE TRANSMITTAL** Application Number Unknown for FY 2002 Herewith Filing Date First Named Inventor Jong Sik Paek Patent fees are subject to annual revision. Unknown **Examiner Name** Group Art Unit Unknown TOTAL AMOUNT OF PAYMENT (\$)740 00 AMKOR-017A Attorney Docket No

METHOD OF PAYMENT	FEE CALCULATION (continued)
The Commissioner is hereby authorized to charge indicated fees and credit any overpayments to.  Deposit Account	3. ADDITIONAL FEES  Large Entity Small Entity Fee Fee Fee Fee Fee Description Code (\$) Code (\$) Fee Paid
Account Number 19-4330	
Deposit Account	105 130 205 65 Surcharge - late filing fee or oath 127 50 227 25 Surcharge - late provisional filing fee or cover sheet 139 130 139 130 Non-English specification
Name Stetina Brunda	147 2,520 147 2,520 For filing a request for ex parte
X Charge Any Additional Fee Required Under 37 CFR 1 16 and 1 17  Applicant claims small entity status See 37 CFR 1 27	reexamination  112 920* 112 920* Requesting publication of SIR prior to Examiner action
	113 1,840* 113 1,840* Requesting publication of SIR after  Examiner action
2. Payment Enclosed:	115         110         215         55         Extension for reply within first month           116         400         216         200         Extension for reply within second month           117         920         217         460         Extension for reply within third month
X Check ☐ Credit card ☐ Money Order ☐ Other	118 1,440 218 720 Extension for reply within fourth month 128 1,960 228 980 Extension for reply within fifty month
FEE CALCULATION	119 310 219 155 Notice of Appeal
FEE CALGOLATION	120 310 220 155 Filing a brief in support of an appeal
BASIC FILING FEE     Large Entity	138 1,510 138 1,510 Petition to institute a public use proceeding
Fee Fee Fee Fee Description  Code (\$) Code (\$) Fee Paid	140 110 240 55 Petition to revive-unavoidable
0740.00	142 1,240 242 620 Utility issue fee (or reissue)
101 740 201 370 Utility Filing fee \$740 00 106 330 206 165 Design Filing fee	143 440 243 220 Design issue fee
107 510 207 255 Plant Filing fee	122 130 122 130 Petitions to the Commissioner
108       740       208       370       Reissue Filing fee	123 50 123 50 Petitions related to provisional applications
<b>SUBTOTAL (1)</b> \$ 740 00	126 180 126 180 Submission of Information Disclosure Statement
	581 40 5 81 40 Recording each patent assignment per property (times number of properties)
	146 710 246 355 Filing a submission after final rejection
2. EXTRA CLAIM FEES	149 710 249 355 For each additional invention to be examined
Fee from Extra Claims below Fee Paid	179 710 279 355 Request for Continued Examination (RCE)
Total Claims 20** = X = Independent Claims 3 = X =	169 900 169 900 Request for expedited examination of a design application
Multiple Dependent =	Other fee (specify)
Large Entity	* Reduced by Basic Filing Fee Paid SUBTOTAL (3) \$
	Complete (if applicable)

SUBMITTED BY: Telephone (949) 855-1246 34,823 Registration No Mark B Garred Name (Print/Type) (Attorney/Agent) 07 Date

WARNING: Information on this form may become public. Credit card information should not be included on this form. Provide credit card information and authorization on PTO-2038.

ATTORNEY DOCKET: AMKOR-017A

## Certificate of Mailing under 37 CFR 1.8 or 37 CFR 1.10

- I hereby certify that this correspondence is being deposited with the United States Postal Service with sufficient postage as first class mail in an envelope addressed to:
- I hereby certify that this correspondence is being deposited with the X United States Postal Service "Express Mail Post Office to Addressee" service under 37 CFR 1.10, Express Mail No. <u>EV 015373454 US</u> addressed to: Assistant Commissioner for Patents

**Box Patent Application** Washington, D.C. 20231

on January 11, 2002 (Date)

7 Signature

Kristin Stenberg

Typed or printed name of person signing Certificate

Note: Each paper must have its own certificate of mailing, or this certificate must identify each submitted paper.

- Utility Patent Application Transmittal; 1.
- Fee Transmittal (in duplicate); 2.
- 3. Specification (16 pages);
- 4. Drawings (4 pages);
- 5.
- Declaration (2 pages); Recordation Form Cover Sheet; 6.
- 7. Assianment;
- Check for \$40.00 (Assignment Fee); 8.
- Certified Copy of Priority Document; 9.
- Check for \$740.00; and 10.
- Return Receipt Postcard 11.

Case No.: AMKOR-017A (SK-017A)

## SEMICONDUCTOR PACKAGE WITH STACKED DIES

## INVENTOR

Jong Sik Paek

CROSS-REFERENCE TO RELATED APPLICATIONS

The present application claims priority to Korean Patent Application No. 2001-02163 entitled SEMICONDUCTOR PACKAGE filed January 15, 2001.

STATEMENT RE: FEDERALLY SPONSORED RESEARCH/DEVELOPMENT (Not Applicable)

## BACKGROUND OF THE INVENTION

### 1. Field of the Invention

[0001] The present invention relates generally to semiconductor packages, and more particularly to a semiconductor package which includes a stacked pair of semiconductor dies, one of which is electrically connected to the leads of the semiconductor package in a manner facilitating a reduction in the size of the semiconductor package.

## 2. Description of the Related Art

[0002] As is well known in the electrical arts, recent advances in semiconductor package technology have led to the development of packaging techniques which provide for the continuing miniaturization of the semiconductor package. These advancements have also led to the

AMKOR REF.: 2K1090

development of a wide variety of new and differing types of semiconductor packages. Consistently in high demand are those semiconductor packages which have a high capacity and are capable of performing various functions. those currently known semiconductor packages including only a single semiconductor die are limited in their ability to perform multi-functions. To address this limitation, there has been developed in the prior art various semiconductor packages in which semiconductor dies or the semiconductor packages themselves are stacked on each other. However, have structural limits these semiconductor packages attributable to the stacking of the dies or packages therein, and are often of a size which decreases or diminishes their utility in certain applications. present invention is specifically adapted to address this deficiency, as will be discussed in more detail below.

#### BRIEF SUMMARY OF THE INVENTION

In accordance with the present invention, there [0003] is provided a semiconductor package which comprises a Each of the leads defines opposed plurality of leads. first and second surfaces, and a third surface which is also disposed in opposed relation to the second surface. The first surface is oriented between the second and third surfaces. Also included in the semiconductor package are first and second semiconductor dies which each define opposed first and second surfaces. A plurality of bond pads are disposed on the first surface of the first semiconductor die, with bond pads also being disposed on the second surface of the second semiconductor die. first surface of the first semiconductor die is attached to the second surface of each of the leads, with the first surface of the second semiconductor die being attached to the second surface of the first semiconductor die.

In the semiconductor package, a plurality of conductive wires are used to electrically connect the bond pads of the first semiconductor die to respective ones of the first surfaces of the leads. Conductive wires are also used to electrically connect the bond pads of the second semiconductor die to respective ones of the second surfaces of the leads. An encapsulating portion is applied to the leads, the first and second semiconductor dies, and the conductive wires, with the third surface of each of the leads being exposed within the encapsulating portion. In the semiconductor package of the present [0005] invention, the first semiconductor die and the leads are oriented relative to each other such that each of the bond pads of the first semiconductor die is located between a respective pair of the leads. As such, the bond pads of the first semiconductor die do not contact the second surface of any one of the leads. The conductive wires electrically connecting the bond pads of the first semiconductor die to the leads are thus oriented inwardly relative to the peripheral edge of the first semiconductor die. This relative orientation facilitates a reduction in the size of the semiconductor package.

[0006] The present invention is best understood by reference to the following detailed description when read in conjunction with the accompanying drawings.

#### BRIEF DESCRIPTION OF THE DRAWINGS

[0007] These, as well as other features of the present invention, will become more apparent upon reference to the drawings wherein:

[0008] Figure 1 is a cross-sectional view of a semiconductor package constructed in accordance with the

è,

present invention;

[0009] Figure 1A is a bottom plan view of the semiconductor package shown in Figure 1, excluding the encapsulating portion thereof;

[0010] Figure 1B is a top plan view of the semiconductor package shown in Figure 1, excluding the encapsulating portion thereof; and

[0011] Figures 2A through 2E are cross-sectional views illustrating a sequence of steps which may be employed for manufacturing the semiconductor package of the present invention.

[0012] Common reference numerals are used throughout the drawings and detailed description to indicate like elements.

## DETAILED DESCRIPTION OF THE INVENTION

Referring now to the drawings wherein the [0013] showings are for purposes of illustrating a preferred embodiment of the present invention only, and not for purposes of limiting the same, Figure 1 provides a crosssectional view of a semiconductor package 100 constructed invention. the present accordance with comprises a plurality 100 semiconductor package identically configured leads 130. Each of the leads 130 defines a generally planar first (lower) surface 131a and a generally planar second (upper) surface 131b which is disposed in opposed relation to the first surface 131a. Each lead 130 further defines a generally planar third (lower) surface 131c which is also disposed in opposed relation to the second surface 131b and is laterally offset outwardly relative to the first surface 131a. particularly, the thickness between the second and third surfaces 131b, 131c exceeds the thickness between the first and second surfaces 131a, 131b. The first surfaces 131a of

the leads 130 are each preferably formed by a conventional half etching technique using chemical solutions.

In addition to the leads 130, the semiconductor [0014] package 100 includes a die paddle 135 which is of a The preferred thickness of the predetermined thickness. die paddle 135 is preferably the same as the thickness between the second and third surfaces 131b, 131c of each of The leads 130 and die paddle 135 are the leads 130. oriented relative to each other such that the leads 130 are arranged about the periphery of the die paddle 135 in the manner best shown in Figure 1A. The die paddle 135 has a generally square configuration, with the leads 130 being segregated into four sets of four, and each set extending along a respective one of the four peripheral edge segments defined by the die paddle 135. As seen in Figures 1 and 1A, the innermost end of each lead 130 is disposed in spaced relation to the corresponding peripheral edge segment of the die paddle 135. Those of ordinary skill in the art will recognize that differing numbers of leads 130 included the be differing arrangements may semiconductor package 100, with the size, shape and arrangement of the leads 130 and die paddle 135 as shown in Figures 1, 1A and 1B being for exemplary purposes only.

invention further comprises a first semiconductor die 110 which defines a first surface 111a and a second surface 111b which is disposed in opposed relation to the first surface 111a. The first semiconductor die 110 further includes a plurality of bond pads 113 which are disposed on the first surface 111a thereof. In the semiconductor package 100, portions of the first surface 111a of the first semiconductor die 110 are bonded to the second surface 131b of each lead 130 and to the top surface of the die paddle 135 through the use of a layer of a die attach

material 160. The die attach material 160 may be any one of a non-conductive epoxy, a non-conductive polyimide, a non-conductive double-faced adhesive tape or its equivalent, with the present invention not being limited by any particular die attach material 160.

In addition to the first semiconductor die 110, [0016] the semiconductor package 100 includes а semiconductor die 120. The second semiconductor die 120 defines a first surface 121a and a second surface 121b which is disposed in opposed relation to the first surface 121a. Disposed on the second surface 121b are a plurality of bond pads 123. The first surface 121a of the second semiconductor die 120 is bonded to the second surface 111b of the first semiconductor die 110 by another layer of the die attach material 160.

As seen in Figure 1A, the first semiconductor die [0017] 110 and leads 130 are arranged relative to each other such that the bond pads 113 of the first semiconductor die 110 are each oriented between a respective pair of the leads 130 when the first surface 111a of the first semiconductor die 110 is bonded to the second surfaces 131b of the leads 130. In this regard, it is important in the semiconductor package 100 that none of the bond pads 113 contact any of the second surfaces 131b of the leads 130 when the first surface 111a of the semiconductor die 110 is bonded to the second surfaces 131b of the leads 130. semiconductor package 100, each bond pad 113 of the first semiconductor die 120 is electrically connected to the first surface 131a of a respective one of the leads 130 by a first conductive connector 151 such as a conductive wire. Similarly, as seen in Figures 1 and 1B, each bond pad 123 of the second semiconductor die 120 is electrically connected to the second surface 131b of a respective one of the leads 130 by a second conductive connector 153 such as

a conductive wire. The conductive connectors 151, 153 may each be any one of a gold wire, an aluminum wire, or its equivalent, with the present invention not being limited by any particular material for the conductive connectors 151, 153.

As indicated above, the bond pads 113 of the [0018] first semiconductor die 110 are each located between a Thus, the electrical respective pair of leads 130. connection between the bond pads 113 and the first surfaces 131a of the leads 130 through the use of the conductive connectors 151 can be accomplished in a manner wherein the conductive connectors 151 are each located inwardly relative to the peripheral edge of the first semiconductor die 110. As seen in Figure 1, the peripheral edge of the first semiconductor die 110 extends to approximately that portion of the second surface 131b of each lead 130 which is disposed in opposed relation to the third surface 131c. In the semiconductor package 100, the first and second semiconductor dies 110, 120, the leads 130, and the conductive connectors 151, 153 are each encapsulated by an encapsulant in order to protect the same from the external environment. The hardening of the encapsulant defines an encapsulating portion 180 of the semiconductor package 100. The encapsulating portion 180 is formed such that the third surface 131c of each of the leads 130 and the bottom surface of the die paddle 135 are exposed within the encapsulating portion 180, and in particular the bottom surface defined thereby. Also exposed in the side surfaces of the encapsulating portion 180 is the outermost end of each of the leads 130. The exposed third surfaces 131c of the leads 130 may be electrically connected to an external device (e.g., a motherboard). Additionally, the exposed third surfaces 131c of the leads 130 and bottom surface of the die paddle 135 within the encapsulating portion 180 function as heat sinks which allow for the emission of heat generated by the first and second semiconductor dies 110, 120.

It is contemplated that the first and second [0020] semiconductor dies 110, 120 will have identical functions since the semiconductor dies 110, 120 are electrically However, it is also connected to common leads 130. contemplated that the first and second semiconductor dies 110, 120 may have different functions. In this case, the first semiconductor die 110 would be electrically connected to the first surfaces 131a of certain ones of the leads second semiconductor die 120 with the electrically connected to the second surfaces 131b of certain ones of the leads 130 which are not electrically connected to the first semiconductor die 110. As such, the first and second semiconductor dies 110, 120 would not be electrically connected to any common lead 130. The orientation of the conductive connectors 151 inwardly of the peripheral edges of the stacked semiconductor dies 110, 120 allows for a reduction in the size of the semiconductor package 100.

Referring now to Figures 2A through 2E, the [0021] manufacturing method for the semiconductor package 100 of the present invention preferably comprises the initial step of providing the leads 130 and die paddle 135 oriented relative to each other in the above-described manner. Thereafter, the first surface 111a of semiconductor die 110 is bonded to the second surface 131b of each of the leads 130 and to the top surface of the die paddle 135 through the use of the die attach material 160 in the above-described manner (Figure 2A). As explained above, the first semiconductor die 110 and the leads 130 are oriented relative to each other such that the bond pads 113 of the first semiconductor die 110 are not in direct contact with any of the second surfaces 131b of the leads 130, but rather are each oriented between a respective pair of the leads 130.

[0022] Subsequent to the attachment of the first semiconductor die 110 to the leads 130 and die paddle 135, the bond pads 113 of the first semiconductor die 110 are electrically connected to respective ones of the first surfaces 131a of the leads 130 through the use of the first conductive connectors 151 (Figure 2B). Thereafter, the first surface 121a of the second semiconductor die 120 is bonded to the second surface 111b of the first semiconductor die 110 by another layer of the die attach material 160 (Figure 2C).

Subsequent to the attachment of the second semiconductor die 120 to the first semiconductor die 110, the bond pads 123 of the second semiconductor die 120 are electrically connected to respective ones of the second surfaces 131b of the leads 130 through the use of the second conductive connectors 153 in the above-described manner (Figure 2D). Thereafter, the encapsulant is applied to the first and second semiconductor dies 110, 120, the leads 130 and the first and second conductive connectors 151, 153 to encapsulate the same and form the encapsulating As indicated above, the portion 180 (Figure 2E). encapsulating portion 180 protects the first and second semiconductor dies 110, 120, the leads 130, and the first and second conductive connectors 151, 153 from the external environment.

[0024] It is contemplated that the second semiconductor die 120 may be bonded to the first semiconductor die 110 via a layer of the die attach material 160, with the first semiconductor die 110 thereafter being bonded to the leads 130 in the above-described manner. It is further contemplated that the bonding order of the first and second

conductive connectors 151, 153 used to facilitate the electrical connection of the first and second semiconductor dies 110, 120, respectively, to the leads 130 can be changed or reversed from that described above if warranted by the circumstance.

[0025] This disclosure provides exemplary embodiments of the present invention. The scope of the present invention is not limited by these exemplary embodiments. Numerous variations, whether explicitly provided for by the specification or implied by the specification, such as variations in structure, dimension, type of material or manufacturing process may be implemented by one of skill in the art in view of this disclosure.

## WHAT IS CLAIMED IS:

- 1. A semiconductor package comprising:
   a plurality of leads, each of the leads defining:
  - a first surface;
  - a second surface disposed in opposed relation to the first surface; and
  - a third surface disposed in opposed relation to the second surface, the first surface being oriented between the second and third surfaces;
- a first semiconductor die defining opposed first and second surfaces and including a plurality of bond pads disposed on the first surface thereof, the first surface of the first semiconductor die being attached to the second surface of each of the leads;

a second semiconductor die defining opposed first and second surfaces and including a plurality of bond pads disposed on the second surface thereof, the first surface of the second semiconductor die being attached to the second surface of the first semiconductor die;

a plurality of conductive connectors electrically connecting the bond pads of the first and second semiconductor dies to respective ones of the leads; and

an encapsulating portion applied to and at least partially encapsulating the leads, the first and second semiconductor dies, and the conductive connectors.

- 2. The semiconductor package of Claim 1 wherein the conductive connectors comprise conductive wires.
  - 3. The semiconductor package of Claim 2 wherein: the conductive wires comprise first and second conductive wires;

the bond pads of the first semiconductor die are electrically connected to respective ones of the first

surfaces of the leads by respective ones of the first conductive wires; and

the bond pads of the second semiconductor die are electrically connected to respective ones of the second surfaces of the leads by respective ones of the second conductive wires.

4. The semiconductor package of Claim 1 further comprising:

a die paddle defining opposed top and bottom surfaces, the leads being disposed about the die paddle;

the first surface of the first semiconductor die further being attached to the top surface of the die paddle.

5. The semiconductor package of Claim 4 wherein:

the first surface of the first semiconductor die is attached to the second surface of each of the leads and to the top surface of the die paddle by a first bonding means; and

the first surface of the second semiconductor die is attached to the second surface of the first semiconductor die by a second bonding means.

6. The semiconductor package of Claim 4 wherein:

the die paddle is formed to have a die paddle thickness;

each of the leads is formed to have a lead thickness between the second and third surfaces thereof; and

the die paddle thickness is substantially equal to the lead thickness.

- 7. The semiconductor package of Claim 4 wherein the encapsulating portion is applied to the die paddle such that the bottom surface of the die paddle is exposed within the encapsulating portion.
  - 8. The semiconductor package of Claim 7 wherein the

encapsulating portion is applied to the leads such that the third surface of each of the leads is exposed within the encapsulating portion.

- 9. The semiconductor package of Claim 1 wherein the encapsulating portion is applied to the leads such that the third surface of each of the leads is exposed within the encapsulating portion.
- 10. The semiconductor package of Claim 1 wherein the first semiconductor die and the leads are oriented relative to each other such that each of the bond pads of the first semiconductor die is located between a respective pair of the leads so that the bond pads of the first semiconductor die do not contact the second surface of any one of the leads.
  - 11. The semiconductor package of Claim 10 wherein: the first semiconductor die defines a peripheral edge; and

the conductive connectors electrically connecting the bond pads of the first semiconductor die to the leads are oriented inwardly relative to the peripheral edge of the first semiconductor die.

- 12. A method of fabricating a semiconductor package, comprising the steps of:
  - a) providing a plurality of leads, each of the leads having a first surface, a second surface disposed in opposed relation to the first surface, and a third surface disposed in opposed relation to the second surface, the first surface being oriented between the second and third surfaces;
  - b) attaching a first surface of a first semiconductor die to the first surface of each of the leads;
  - c) attaching a first surface of a second semiconductor die to a second surface of the first semiconductor die;

- d) electrically connecting bond pads disposed on the first surface of the first semiconductor die and a second surface of the second semiconductor die to respective ones of the leads; and
- e) applying an encapsulant to the first and second semiconductor dies and the leads to form an encapsulating portion which at least partially encapsulates the first and second semiconductor dies and the leads.
- 13. The method of Claim 12 wherein step (d) comprises:
  - 1) electrically connecting the bond pads of the first semiconductor die to respective ones of the first surfaces of the leads by respective ones of first conductive wires; and
  - 2) electrically connecting the bond pads of the second semiconductor die to respective ones of the second surfaces of the leads by respective ones of second conductive wires.
  - 14. The method of Claim 12 wherein:

step (a) further comprises providing a die paddle defining opposed top and bottom surfaces, the leads being disposed about the die paddle; and

step (b) further comprises attaching the first surface of the first semiconductor die to the top surface of the die paddle.

15. The method of Claim 14 wherein:

step (b) comprises bonding the first surface of the first semiconductor die to the second surface of each of the leads and the top surface of the die paddle; and

step (c) comprises bonding the first surface of the second semiconductor die to the second surface of the first semiconductor die.

16. The method of Claim 14 wherein step (e) comprises

applying the encapsulant to the leads such that the third surface of each of the leads is exposed within the encapsulating portion.

- 17. The method of Claim 16 wherein step (e) comprises applying the encapsulant to the die paddle such that the bottom surface of the die paddle is exposed within the encapsulating portion.
- 18. The method of Claim 12 wherein step (e) comprises applying the encapsulant to the leads such that the third surface of each of the leads is exposed within the encapsulating portion.

# SEMICONDUCTOR PACKAGE WITH STACKED DIES ABSTRACT OF THE DISCLOSURE

A semiconductor package comprising a plurality of [0026] leads. Each of the leads defines opposed first and second surfaces, and a third surface which is also disposed in opposed relation to the second surface. The first surface is oriented between the second and third surfaces. semiconductor package further comprises first and second semiconductor dies which each define opposed first and Disposed on the first surface of the second surfaces. first semiconductor die are a plurality of bond pads, with bond pads also being disposed on the second surface of the The first surface of the first semiconductor die. semiconductor die is attached to the second surface of each of the leads, with the first surface of the second semiconductor die being attached to the second surface of the first semiconductor die. A plurality of conductive connectors or wires electrically connect the bond pads of the first and second semiconductor dies to respective ones of the leads. An encapsulating portion is applied to and at least partially encapsulates the leads, the first and second semiconductor dies, and the conductive connectors.

T:\Client Documents\AMKOR\017a\patapp.wpd MBG/kas/122801 Draft 1




FIG. 1




FIG. IA








FIG. IB












FIG. 2E

						PTO/SB/01 (12-97)
losse type a pida algh (+) inel Under the Paperwo OMB control numb	nk Reduction	Act of 1996, no	o porsons are required	Datest and Thomas	and children in the common	020/2000 OMB 0651-0 RTMENT OF COMMER leas it displays a valid
			Altorney Docket N	Umber	AMKOR-017A	
DECLARATIO		UTILITY	First Named Inven	ter	Johg Sik Pack	
PATENT A	)ESIGN .PPLICA	TION		COMPLE	TE IF KNOWN	
(37 C	FR 1.63)	1	Application Number	or	Unknown	
Declaration	Declaratio	a	Filing Date		Here\vi3h	
with lained	Submitted Films (sur	uttor Initial charge	Group Att Unit	<del>"</del>	Unknown	
Filing	(37 CPR 1	l6(e) required)	Examiner Name		Unknown	
iotneyni bemed woled a	r. I hereby de	clero that				
y residence, post office add			stated kelow next to m	u aama		
bollovo I am the original, the					and laint in union /IF at	tion to a man and the first
siow) of the subject matter	which is claim	ed and for which	th a patent is sought or	the invention entitle	iq: aug forut ruseutot (it bi	urai names are listad
EMICONDUCTOR PACKA	GE WITH ST	ACKED DIES				
e apecification of Which			clicovní to aitiT)	ri)		
is sitached hereta						
OR Tues des Amanas						
□ wae filed on (MM/DD/YY ppliceilon Number	***		and was amended on	_ as United States A (MM/DD/YYYY)	Application Number or I	PCT International(if applicable).
hereby state that I have rovi mendment specifically refet	iewed and uh	derstand the co	sal avode of the athering	inuned specification.	including the cisims a	amended by any
acknowledge the duty to dis		sifen seidleb la se			des	
acretomonfe sia dark to dis	coso interne	den Allieu is lu	ananai io perantability i	se defined in 37 CFF	. 1.56,	
hereby claim foreign priority fany PCT international app isntifiad below by checking ling date before that of the s	the box, any	ossignated at	least one country since tion for patent or invent			
rior Foreign Application Number(s)	Cou		oroign Filing Date (MM/DD/YYYY)	Priority Not Clemen	Cortified ( YES	Copy Attached NO
001-02163	Korea	0.	1/18/2001	<u></u>	Д	
		1		ممم	900	0000
Additional farates and least				·		
Additional foreign applications when the company of						<del></del>
noroby cisim the benefit und				el application(s) listo	6 bolow,	
Application Number	ie)	FINING D	ata (MM/DD/YYY)	Addition	al proviational applicati	ion numbers are listed
				on a suppli	emental priority data at	neet PTO/SB/025
				parache	d hereto.	
			(Page 1 ci 2	<u></u>	-48-45-40	

T SEND TO. Assistant Commissions for Patents, Washington D.C. 2023

7/8.9 B12.0N

Lyoe a clus sign (**) Insid Under the Paparwo OMB control number	k Reduci		n ons enoaneq	P: squired to	stent and Trad	emark Office, I	J.S. DEPA	RTM	2000. OMB 085 ENT OF COMM It displays 6 Val
<u></u>	DEC	CLARATION -	Utility o	or Desi	gn Patent	Applicati	on		·····
t hately claim the behalit un of America, l'alod bolov and application in the member ph vertined in 37 CRR 1 58 white application.								neting il alos ar al lehi alos ar	he United Sistes PCT Intomational patentability es of this
	Applicati Numb	ion or PCT Parent bor			Patent Filling Di (MM/DD/YYY		Parer (i	nt Pale if appl	ant Number
		J			h.u(-l			<b>^</b>	
Additional U.S. of PC As a harrod inventor, i.f.						<del> </del>			
the Patent and Tredoma			- 127		mbar <u>007663</u>				Customer No.
				OR	-		Ba	er Cod	te Label Hara
		<del></del>		Island pro	acilionet(s) ris	ma/registretion	i todatun i	stod t	olow
Name		Registration	Number		Name		Regi	strati	on Number
									<b></b>
			<b>o</b> r	glatared Pr	racillorier infer OR		PTO/SBOX		
		Customer Numb	<b>o</b> r	glatered Pr					
Direct all correspondence		Customer Numb	<b>o</b> r	glatared Pr					
Direct all correspondent		Customer Numb	<b>o</b> r	glatared Pr					
Direct all corresponders Name		Customer Numb	<b>o</b> r				<del></del>		
Direct all correspondent Name Address		Customer Numb	<b>o</b> r		OR.		andença Ai		
Direct ell correspondent Name Address Address City	statomer if	Customer Number Bard Code Lai	Tolophor	edge are tr	OR State	Concept  Concept  etalamenta ini	ZIP Fex	ddres	s Below  ch and belief an  like so made are
Direct ell correspondere Name Address Address City Country I hareby declare thet sill believed to be true; and outstable by tine or in	statomer fluther thorsement lessued	Customer Number Bard Code Lai	Tolophor	odge are tr with the lon- and that s	OR State	etatamente milifitii felse elatie etatamente r	ZIP Fex ade on Informants and nay Jeopen	ddres	s Below  ch and belief an  like so made are
Direct all correspondent Name Address Address City Country I hereby declare that sill believed to be true; and purchable by the or in application or any pater Name of Sole or First	statomer furnier it saued invantor	Customer Number Bard Code Lai	Tolophor	odge are tr with the lon- and that s	oR  State  Fue and that all owledge that we such within false lon has been fi	etatamente milifitii felse elatie etatamente r	ZIP Fex side on Info	ormetlid the i	s Below  ch and belief an  like so made are
Direct all correspondent Name Address Address City Country I hereby declare that sill believed to be true; and purchable by the or in application or any pater Name of Sole or First	statomer furnier it saued invantor	Customer Number Bard Code Lai	Tolophor	odge are tr with the lon- and that s	oR  State  Fue and that all owledge that we such within false lon has been fi	etatermentia im- illifut false elate e aletermente r	ZIP Fex side on Info	ormetlid the i	s Below  ch and belief an  like so made are
Address Address City Country I hereby declare that all believed to be true; and punishable by fine or in application or any petar. Name of Sole or First Given No.	statomer furnier it saued invantor	Customer Number Bard Code Lai	Tolophor	beige are training in the land that s	oR  State  Fue and that all owledge that we such within false lon has been fi	etatermentia im- illifut false elate e aletermente r	ZIP Fex side on Info	ormetlid the i	ah and belief an like so made are no validity of the
Direct all correspondent Name Address Address City Country I hereby declare that all believed to be true; sinc punishable by the or in application or any patar Name of Sole or First Given Nat	statomer furnier it saued invantor	Customer Number Bard Code Lai	Tolophor	bego are tradit the lond and that s	oR  State  Fue and that all owledge that we such within false lon has been fi	etatermentia im- illifut false elate e aletermente r	ZIP Fex side on Info	ormali di the i	and belief and like so made are no validity of the
Direct all correspondent Name Address Address City Country I hereby declare that all believed to be true; and purchable by fine or in application or any pata. Name of Sale or First Given No. Jong Sik Inventor's Signalure	statement flusher the presented invantor in (first control (first	Customer Number Bard Code Lai	Tolopher  my own knowless were made in a U.S.C. 100°	odgo are tr with the lon- and that s	or o	etalamenta mullifus false alateranala risid for ihis una	ZIP Fex side on Information and and and and and and and and and an	ormali di the i	on and belies and like so made are no validity of the
Direct all correspondent Name Address Address City Country I hareby declare that all believed to be true; and puntabable by the or in application or any patar Name of Sole or First Given No. Jone Six Inventor's Signature Residence: City	statement flusher the presented invantor in (first control (first	Customer Number Bard Code Lai	Tolopher  my own knowless were made in a U.S.C. 100°	odgo are tr with the lon- and that s	or o	etalamenta mullifus false alateranala risid for ihis una	ZIP Fex side on Information and and and and and and and and and an	ormali di the i	oh and beliet and like so made are no validity of the

Additional inventors are being named on the \_\_\_\_attributes additional inventor(s) shoot(s) PTO/SB02A attached herato. [78ge 2 of 2]

7/4.9 915.01